Copyright (c) MIPS Technologies, Inc. All rights reserved. Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries. The copyright notices provided herein apply to the files included in this directory and any and all subdirectories. The files included in this directory and any and all subdirectories contain information (the "Information") that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of the Information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, the Information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines. Any Information provided as a document in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC. MIPS Technologies reserves the right to change the Information to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of the Information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of the Information does not give recipient any license to any intellectual property rights, including any patent rights, that cover the Information. The Information shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the Information, the laws of the United States of America shall be the governing law. The Information constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of the Information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of the Information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of the Information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party. ================================================================================================= FPGAView for Altera and Xilinx FPGAs and Tektronix Logic Analyzers and Mixed Signal Oscilloscopes ================================================================================================= =============== Getting Started =============== The FPGAView software includes two Getting Started Guides, one for Altera and one for Xilinx, in Adobe Acrobat PDF format. Acrobat Reader 5.0 or above is required. To download the free Adobe Acrobat reader, go to: http://www.adobe.com/products/acrobat/readstep2.html The User Manuals discuss system requirements, software installation, setting up FPGAView, using FPGAView, and saving and restoring settings. ============ Requirements ============ - Windows XP/2000 - Tektronix Logic Analyzer TLA600 Series, TLA5000 Series, TLA700 Series, or TLA7000 series, or Tektronix MSO 4000 series. - TLA software version 4.3, 5.0, 5.1 or later If using the Altera tools ------------------------- - Altera Quartus II 5.1 or later for the Logic Analyzer Interface (LAI) logic block. - Altera Quartus II 5.1 or Quartus II 5.1 Programmer or later software that provides the software driver to access the LAI through the Altera or FS2 JTAG probe. - Altera USB Blaster, ByteBlaster, or FS2 JTAG probe If using Xilinx tools --------------------- - Xilinx ISE 8.2i or later. - ChipScope Pro 9.1i if Xilinx ISE 9.1i is used. - If Xilinx ISE 9.2i or later is used, ChipScope Pro is NOT required. - Xilinx Platform Cable USB programming cable. ============ Installation ============ Altera Tools ------------ - FPGAView does not require the complete Quartus II release; it will work with the installation of the Quartus II Programmer software, which doesn't require a license. It can be downloaded from the URL: https://www.altera.com/support/software/download/programming/quartus2/dnl-quartus2_programmer.jsp?swcode=WWW-SWD-QPRG-51SP1-PC-SIN - During the FPGAView installation, the software searches for the path of the Quartus II Programmer executable and saves its path in the fs2.ini file (under \windows) so it can run this code to control the FPGA device. Because of this, FPGAView should be installed *AFTER* Quartus II or Quartus II Programmer. If FPGAView is installed first then it should be reinstalled after the Quartus II programming software has been installed. Additional information is in section 2 of the Getting Started manual. Xilinx Tools ------------ - An evaluation version of the ISE may be obtained from http://www.xilinx.com/ise/logic_design_prod/webpack.htm - In some cases, FPGAView may require your Windows OS to be updated with the latest .NET Framework. Go to http://update.microsoft.com to check and install. - Xilinx ISE 9.1i requires ChipScope Pro to be installed. - Xilinx ISE 9.2i or later no longer requires ChipScope Pro to be installed. ===== Setup ===== - Do not define more than one TLA Probe configuration that has the same port, otherwise duplicate channel names will cause the signal name update to occur twice and with different names. ======= History ======= version 2.0.0.0 --------------- - Version major number updated to indicate 'new feature release'. - Fixed licensing so it works with the web page licenses again. - Removed dependency on Xilinx DLLs. version 1.0.2.5 --------------- - Added long signal name display configuration, including choice of Aliases for Altera signal names. - Fixed loss of JTAG connection if an iView oscilloscope was added to the TLA. version 1.0.2.4 --------------- - Added licensing based on MSO serial number. version 1.0.2.3 --------------- - Updated documents. version 1.0.2.2 --------------- - Fixed signal mapping bug for multiple debug core instances. - Added ability to delete a debug core from the treeview on main form with right-mouse click. - Fixed spelling of TekVISA. version 1.0.2.1 --------------- - Added support for FlexLM licensing and Xilinx 9.1i ISE/CSPro. - CSPro 9.1i requires licensing. version 1.0.2.0 --------------- - Added support for Tektronix MSO 4032. version 1.0.1.9 --------------- - Added ability to cancel an attempt to connect to the TLA, using the ESC key. - Fixed inability to work correctly when Altera tools are updated to a new version. - Fixed an exception that occurs if the user clicks on a bank and the FPGA has not been programmed with the corresponding Debug Core image. version 1.0.1.8 --------------- - Updated Xilinx FPGA device list. - Fixed Xilinx file copy routines to copy deviceid.lst and create required subdirectory. - Fixed bug in main form listview so selected item remains selected after losing focus. version 1.0.1.7 --------------- - Modified CGPRegForm to display 0,1 for bit values. - GP Register data format settings and output data value now saved in INI file. - GP Register output listview items are changed to red color from blue to signify changes that were made by user but not yet written to the hardware. - JTAG connect form is not displayed for Xilinx, since only one local interface is currently supported (Platform Cable USB). version 1.0.1.6 --------------- - Release 1 FV-Xilinx - Added General Purpose register support. - Fixed some exceptions. - No longer requires that the Xilinx Chipscope Pro tools be installed to install or function. - Only supports Xilinx PlatformUSB programming cable for Xilinx FPGA's. - Requires Xilinx ISE version 8.2i or later for Xilinx FPGA's. - Made main form, probe mapping form, and GP register forms resizable. version 1.0.1.5 --------------- - Alpha 2 FV-Xilinx - Improved installation for Xilinx tools. - Fixed some issues with string conversion. version 1.0.1.4 --------------- - Alpha 1 FV-Xilinx. version 1.0.1.3 --------------- - Modified TCL shell invocation due to changes in Altera commandline TCL tools. version 1.0.1.2 --------------- - Installation modified to enable Altera tools version 6.0SP1 to work with FPGAView. - Bug: when more than one LAI core is created with Quartus II and the LAI Editor, FPGAView does not update the TLA signal names when a bank is selected from the second (or greater) LAI core. The bank *is* programmed correctly, however. version 1.0.1.1 --------------- - Connects to JTAG server automatically on startup once JTAG is configured. - Menu option for automatic connection to JTAG server added. - Automatic connection to TLA on by default after TLA is configured. - Banks and signals for all logic analyzer interfaces are now displayed in tree list in main window. - Bank may be selected by clicking on bank in tree list. - LAI file associated with each device may be changed by clicking on device item in tree list. - LAI file is available for reading/writing from other program, such as Quartus-II while FPGAView is active. - Added keyboard shortcuts for some menu items. - Changed 'Quit' to 'Exit' for consistency with other Windows applications. - Selected LAI file name is displayed in title bar in main window and probe editor window. - Due to a bug in the 1.0.1.0 installer, you will have to reenter the JTAG server information after installing version 1.0.1.1. version 1.0.1.0 ---------------- - FPGAView is built with .NET version 1.1.4322.2032. - Installer installs/updates the target machine to .NET Framework 1.1.4322.2032. - Fixed installation paths to install executables in Program Files\FS2\FPGAView\Bin and documents in Program Files\FS2\FPGAView\Doc. version 1.0.0.9 --------------- - Fixed bug in which JTAG Interface dialog did not list all available, connected probes, e.g. USB Blaster, Byte Blaster, and FS2 probe. - Fixed bug that prevented all signal connections from being saved when defining a P6434 probe type. - Added installation readme dialog that warns user to install the Altera tools (qprogrammer or Quartus-II) before installing FPGAView. - FPGAView is now built .NET version 2.0. - Installer installs/updates the target machine to .NET Framework 2.0. version 1.0.0.8 --------------- - new probe mappings for P68XX and P69XX - can now run FPGAView on XP when not logged in as administrator - can now switch TLA connection without having to restart FPGAView - bug fixes version 1.0.0.7 --------------- - fixed bug relating to probe configurations - updated Getting Started manual title page version 1.0.0.6 --------------- - Multiple TLA module support - 34-pin connector adjustments (6810,6860, 6960) - Multiple license ID support - Automatically locates the Altera installation directory - Installs .NET environment if necessary ============== Contacting FS2 ============== Please contact FS2 with any comments or questions: First Silicon Solutions, a division of MIPS Technologies 1260 NW Waterhouse Ave., #100 Beaverton, OR 97006-5794 (503) 597-5091 voice (503) 597-5098 fax http://www.fs2.com Sales support: info@fs2.com (503) 597-5091 x103 Technical support: support@fs2.com (503) 597-5091 x104